

# **SELF-ALIGNED SHALLOW TRENCH ISOLATION PROCESS HAVING IMPROVED POLYSILICON GATE THICKNESS CONTROL**

5 Inventors: David Russell Evans  
Sheng Teng Hsu  
Bruce Dale Ulrich  
Douglas James Tweet  
Lisa Horn Stecker

## **10 Field of the Invention**

This invention relates to CMOS Integrated circuit fabrication, and specifically to a method of shallow trench isolation for controlling polysilicon gate thickness and doping parameters.

## **Background of the Invention**

15 A number of procedures are known for providing shallow trench isolation during the fabrication of integrated circuits. One process is referred to as LOCOS, which is the locally selective oxidation isolation process, which has been used since the 1970's. The limitations of this process are that it tends to form a long birdsbeak, generates defects, segregates doping in the field region, *etc.* The birdsbeak reduces the effective channel width of the device and causes threshold voltage non-uniformity within the transistor. Defects can be generated around the perimeter of the device. The segregation of boron into the field oxide causes a reduction of field threshold voltage 20 and increases the field leakage current. In the worst case, devices may become electrically connected through the field region.

The direct STI process is a simple shallow trench isolation process. Silicon trenches are etched through an oxide/nitride stack. The resulting trench is then re-filled and planarized using a chemical mechanical polishing (CMP) process. A disadvantage of this process 25

is that the corner of the trench must be rounded to prevent the formation of a parasitic edge transistor and/or gate oxide breakdown at the edge of the active region. Consequently, this process also causes channel width reduction and threshold voltage non-uniformity. Another disadvantage  
5 photoresist step and etch is required to produce an alignment key.

A modified STI process includes the growth of a gate oxide and deposition of a first polysilicon (polysilicon 1) layer after well formation. Silicon trenches are etched through the gate oxide/polysilicon 1 stack and then refilled with oxide, followed by a second polysilicon (polysilicon 2) layer deposition. Polysilicon 1 and polysilicon 2 are both incorporated into the gate  
10 polysilicon electrode. This process has a significant drawback in that post-polish thickness control of polysilicon 1 causes difficulty in end point detection of the gate polysilicon etch. This may be remedied by a reverse active area masking, or fabrication of dummy structures, before the CMP step. Also, as in the direct STI process, an additional photoresist step and etch is required to make  
15 the alignment marks. These represent additional steps which complicate the fabrication process, and which render the process more costly.

A self-aligned STI process is described in co-pending patent application, Evans *et al.*, *Method of Making Self-Aligned Shallow Trench Isolation Process*, Serial No. 10,112,014, filed March 29, 2002. In that disclosure, a second polysilicon layer is used, which, in the field region,  
20 has a surface below the level of the first polysilicon in the active region. After more oxide is deposited, a third polysilicon layer is deposited. The top surface of the second polysilicon layer provides the STI CMP stop. Global planarization may therefore be achieved without additional reverse mask photo and etching processes. The bottom surface of polysilicon 2 lies above the level

of the bottom of polysilicon 1, and provides an end point for the gate electrode etch. This method, therefore, has a much wider process window than the modified STI process. Furthermore, alignment keys may be etched without an additional photo step. However, during CMP, polysilicon 1 is polished and may be thinned, resulting in the loss of some thickness control. This  
5 does not affect the etching of the gate, because the bottom of polysilicon 2 acts as an end point. However, it may affect the doping of the gate. If polysilicon 1 is too thin, the dopant may be implanted too deeply, resulting in, e.g., possible boron penetration in the case of PMOS devices.

Other references describes various gate replacement technology, including  
U.S. Patent No. 5,907,762, to Evans, *et al.*, granted May 25, 1999, for *Method of*  
10 *manufacture of single transistor ferroelectric memory cell using chemical-mechanical polishing*, describes a technique for fabricating a FEM cell which does not suffer from FE layer degradation following a conventional etching process.

U.S. Patent No. 6,133,106, to Evans, *et al.*, granted October 17, 2000, for  
*Fabrication of a planar MOSFET with raised source/drain by chemical mechanical polishing and*  
15 *nitride replacement*, describes fabrication of a planer MOSFET device with improved global planarization techniques, wherein the MOSFET device may be constructed on both conventional silicon and silicon-on-insulator (SOI) substrates, using of any type of gate dielectric material, and wherein the MOSFET device has a highly conductive material, such as refractory metal or copper, as the gate electrode. Further, the fabrication of the MOSFET device does not require dry etching  
20 of the gate electrode.

U.S. Patent No. 6,200,866, to Ma, *et al.*, granted March 13, 2001, for *Use of silicon germanium and other alloys as the replacement gate for the fabrication of MOSFET*, describes use

of silicon germanium and other Group IV-B elemental alloys as dummy, or replacement, gate structures during the fabrication of a MOSFET device. The method of the invention provides for replacement gate MOSFET fabrication process with improved etch selectivity between the replacement gate material and the adjacent materials, which are used in the spacers and other structures. The source region and the drain region are formed before formation of the gate in the method of the invention, and provides a fabrication process having increased controllability of the etch process to achieve a desired critical dimension of the gate.

#### Summary of the Invention

A method of fabricating a CMOS have self-aligned shallow trench isolation includes preparing a silicon substrate, including forming well structures therein to provide an active area; forming a gate stack, including forming a gate insulation layer; depositing a layer of first polysilicon to a thickness  $T_{P1} \pm \Delta T_{P1}$ , where  $T_{P1}$  is the desired thickness of the first polysilicon layer and  $\Delta T_{P1}$  is the variation of the thickness of the first polysilicon layer; trenching the substrate by shallow trench isolation to form a trench having a depth  $X_{STI} \pm \Delta X_{STI}$ , where  $X_{STI}$  is the desired depth of the trench and  $\Delta X_{STI}$  is the variation of the depth of the trench; filling the trench with oxide to form a field oxide to a depth of  $T_{OX} \pm \Delta T_{OX}$ , where  $T_{OX}$  is the desired thickness of the oxide  $\Delta T_{OX}$  is the variation of the thickness of the oxide; depositing a second layer of polysilicon to a thickness  $T_{P2} \pm \Delta T_{P2}$ , where  $T_{P2}$  is the desired thickness of the second polysilicon layer and  $\Delta T_{P2}$  is the variation of the thickness of the second polysilicon layer, and wherein the top surface of the second polysilicon layer is above the top surface of the first polysilicon layer, and wherein  $T_{P2} - \Delta T_{P2} + T_{OX} - \Delta T_{OX} > X_{STI} + \Delta X_{STI} + T_{P1} + \Delta T_{P1}$ ; depositing a sacrificial oxide layer having a thickness of at least 1.5X that of the first and second polysilicon layers; CMP the sacrificial oxide

layer to the level of the upper surface of the second polysilicon layer; depositing a third layer of polysilicon; patterning and etching the gate stack; implanting ions to form a source region, a drain region and the polysilicon gate; and completing the CMOS structure.

It is an object of the invention to provide a method to improve the process window  
5 and consequent yield of a self-aligned STI process.

Another object of the invention is to provide a well-controlled and much more uniform polysilicon 1 thickness following CMP, leading to a well-controlled total polysilicon gate thickness.

A further object of the invention is to provide control of gate polysilicon thickness  
10 to facilitate accurate doping of the gate polysilicon.

This summary and objectives of the invention are provided to enable quick comprehension of the nature of the invention. A more thorough understanding of the invention may be obtained by reference to the following detailed description of the preferred embodiment of the invention in connection with the drawings.

#### 15 Brief Description of the Drawings

Figs. 1 to 12 depict successive steps in the method of the invention.

Figs. 13 to 15 depict successive steps in an alternate embodiment of the method of the invention.

Fig. 16 depicts another embodiment of the method of the invention.

#### 20 Detailed Description of the Preferred Embodiments

Referring now to Fig. 1, the fabrication process begins with substrate 20 preparation on a silicon wafer, including formation of well structures, such as an n-well and a

p-well. The substrate may also contain an epitaxial layer of silicon-germanium alloy. After the wells are formed, a gate insulator 22 is grown or deposited and the first polysilicon layer 24, *i.e.*, polysilicon 1, is deposited. The thickness of polysilicon 1 is defined as  $T_{P1}$ . The gate insulator may comprise silicon oxide, silicon oxynitride, or a high-k dielectric, such as hafnium oxide, zirconium oxide, lanthanum oxide, aluminum oxide, their silicates, or other suitable material deposited by any state-of-the art method. Fig. 1 depicts the cross-section of only one transistor, however, one of ordinary skill in the art will understand that a CMOS transistor pair is constructed according to the method of the invention as exemplified by this description.

A simplified STI process to is followed to etch silicon trenches 26 in the field region, as shown in Fig 2. The depth of the trench,  $X_{STI}$ , is measured from the gate insulator to the bottom of the trench. The uncertainty, or variation, in the trench depth is referred to as  $\Delta X_{STI}$ .

Referring to Fig. 3, any etching damage is cleaned, and the trench refilled with oxide 28. The oxide may consist of a thin thermal or other high quality oxide to provide a good oxide/silicon interface in the field followed by chemical vapor deposition (CVD) of oxide, such as LTO, HDPCVD, PECVD, *etc*. Non-CVD methods, such as sputtering, may also be used. The oxide may then be densified at higher temperature. The final processed thickness of the oxide is  $T_{OX} \pm \Delta T_{OX}$ , where  $T_{OX} - \Delta T_{OX} > X_{STI} + \Delta X_{STI}$ . This ensures that the oxide layer has a minimum thickness that is greater than the maximum possible depth of the trench.

A second layer of polysilicon 30, polysilicon 2, is deposited, as depicted in Fig. 4. The thickness of polysilicon 2 is  $T_{P2}$ . The thickness of polysilicon 2 and the thickness of the oxide must together satisfy the condition of  $T_{P2} - \Delta T_{P2} + T_{OX} - \Delta T_{OX} > X_{STI} + \Delta X_{STI} + T_{P1} + \Delta T_{P1}$ . This ensures that the minimum thickness of polysilicon 2 plus the minimum thickness of the oxide is

greater than the maximum trench depth plus the maximum thickness of polysilicon 1. Consequently, the top surface 30a of polysilicon 2 in the field will be above the top surface 24a of polysilicon 1 in the active region. This condition is the major difference between the present disclosure and the co-pending patent application. Also, because of method described in connection with Fig. 3, above, the bottom surface 30b of polysilicon 2 in the field will be above the bottom surface 24b of polysilicon 1 in the active region. This latter condition is the same as that described in the co-pending application.

A sacrificial oxide layer (not shown) is next deposited. It is preferred that this oxide be more than 1.5 times thicker than polysilicon 1. Alternatively, the combined thickness of the gate insulator, polysilicon 1, the oxide layer, poly2, and the sacrificial oxide layer should be about twice the total step height of the active area features. The sacrificial oxide may be, for example, undensified TEOS.

Referring to Fig. 5, the sacrificial oxide is CMPd, stopping at the level of polysilicon 2 in the field region. This may be done using a two step process. In the first step, a non-selective slurry is used to remove the overlying sacrificial oxide and that portion of the polysilicon 2 layer in the active areas. This is followed by a selective polish, which removes the remaining sacrificial oxide and stops on the polysilicon 2 layer in the field. The actual field oxide is not polished in this step. Because the device active area is much smaller than the field area, and the polish rate of oxide is, for the selective polish step, much higher than that of polysilicon, this selective CMP process may easily be achieved. Because  $T_{P2} - \Delta T_{P2} + T_{Ox} - \Delta T_{Ox} > X_{STI} + \Delta X_{STI} + T_{P1} + \Delta T_{P1}$ , there will be some thin oxide layer 28a remaining on polysilicon 1 in the active area after the CMP stop is reached.

The thin oxide layer above polysilicon 1 is removed, as depicted in Fig. 6. This thin oxide is removed by a selective etch, for example, by a wet chemical etch. Care must be taken to etch long enough to remove all oxide from the surface of polysilicon 1 but not so long as to expose the edges of the gate insulator in the trenches.

5           Turning now to Fig. 7, a third layer of polysilicon 32, polysilicon 3, is deposited. Polysilicon 3 is also referred to herein as a capping polysilicon layer. This step should be performed immediately after removal of the oxide above polysilicon 1, to prevent the formation of any oxide between polysilicon 1 and polysilicon 3. The actual gate polysilicon thickness is the sum of the thickness of polysilicon 3 and that of polysilicon 1. Because the surface of polysilicon  
10          1 is not polished during CMP, its thickness has not been changed, thus, the total thickness of polysilicon 1 + polysilicon 3 is well controlled.

Referring to Fig. 8, the gate stack is etched. Initially, photoresist 34 is applied to define the gate electrode of the MOS transistors. A two step plasma etch process may then be used to etch the polysilicon 3/polysilicon 1 stack in the active region and the polysilicon 3/polysilicon 2 stack in the field. The first step has a high polysilicon etch rate that stops at the end point, which corresponds to the point at which exposed polysilicon 2 in the field region has been completely removed, as illustrated in Fig. 9. Notice that some polysilicon 2 remains under polysilicon 3 and the photoresist. Because  $T_{ox} - \Delta T_{ox} > X_{STI} + \Delta X_{STI}$ , polysilicon 1 is not completely removed from the active region, as shown in Fig. 9, which is a cross-sectional view of the transistor along the  
15          source/channel/drain, and which is rotated 90° from that of Fig. 8. The thickness of the remaining polysilicon 1 should be independent of the CMP process. The next step is a highly selective etch which etches the remaining polysilicon 1 in the active region and stops at the gate oxide. Finally,

the photoresist is removed. The polysilicon gate stack consists of the remaining portions of polysilicon 1 and polysilicon 3 over each active area, as shown in Fig. 10. Some polysilicon 2 remains under the portion of polysilicon 3 extending beyond the active region, which, however, is not visible in the view of Fig. 10.

5 Fig. 11 depicts the structure after source/drain ion implantation, wherein polysilicon 1, polysilicon 2, and polysilicon 3 stacks are converted to n+ or p+ polysilicon using conventional implantation processes. The polysilicon gate can also be doped prior to the gate electrode etch and prior to the source and drain ion implant. The polysilicon gate can also be salicided. Any preferred state-of-the-art polysilicon gate doping or silicide process can be applied  
10 to the present process. The polysilicon gate structure following doping is shown in Fig. 11 and Fig. 12, wherein Fig 12 is rotated 90° from Fig. 11. Fig. 12 also shows an implanted source region 36 and drain region 38. The careful control of the gate polysilicon thickness facilitates precise doping of the gate polysilicon and prevents dopant implantation into the channel region. The CMOS structure is now ready for completion according to state of the art techniques.

15 The advantages of the method of the invention are: (1) Polysilicon 2 is the STI CMP stop; global planarization may be achieved without additional reverse mask photoresist and etching processes; (2) The end point of the gate electrode etch is the bottom of polysilicon 2 and the thickness of the remaining polysilicon 1 is independent of the CMP process. This layer of polysilicon 1 can be selectively removed with a highly selective plasma etching process without  
20 excessive removal of gate oxide in the source and drain region; (3) Because polysilicon 1 in the active region is not polished during the CMP process its thickness is not changed. Therefore, the final thickness of the polysilicon 3/polysilicon 1 stack in the active region is the sum of the

as-deposited polysilicon 1 and polysilicon 3 thicknesses. This should be well controlled and widens the process window for subsequent polysilicon doping and annealing; (4) This process also exhibits all the advantages of the modified STI process, such as negligible narrow channel effect, high gate oxide integrity, uniform threshold voltage across the transistor, and low field leakage  
5 current.

An alternative embodiment of the method of the invention uses the above-described method of the invention with a replacement gate process. In Fig. 1 "polysilicon 1" is replaced with a material such as polysilicon, polysilicon-germanium, silicon nitride, or other suitable material. Processing continues as already described up through Fig. 6. At this point "polysilicon 1" and  
10 "polysilicon 2" are removed, leaving a more or less standard STI structure on which to apply a dielectric layer and damascene gate. The CMOS structure is now ready for completion according to state of the art techniques.

Another embodiment of the method of the invention uses an alignment key, which is incorporated into the STI process described above, without the need for an additional photoresist  
15 and masking step. The process is nearly the same as that of the above method of the invention, except an oxide etch is added after the oxide CMP, which is similar to the method of the invention described in the co-pending patent application.

Referring now to Fig. 13, which depicts the trench region after oxide CMP, stopping at the top surface of polysilicon 2, which corresponds to Fig. 5. A selective oxide etch is  
20 used to remove an appropriate amount of oxide, e.g., about 100 nm, as shown in Fig. 14. This may be either a plasma etch or a wet BHF etch. This same etch will also remove any oxide remaining above polysilicon 1 in the active region after CMP, as required in the method of the invention

described in connection with Fig. 6. Care must be taken to not expose the gate oxide on the side of the trench.

The next step in this embodiment is the deposition of polysilicon 3, as shown in Fig. 15, which corresponds to Fig. 7 in the primary method of the invention. The steps of 5 polysilicon 3 at the edges of the STI trench form alignment keys 40. The process can then be completed as described above to form a final gate structure.

In yet another embodiment of the method of the invention, the same process can be used for a single polysilicon STI structure using a modified STI process where there is no polysilicon 2. The resulting structure, with edges that serve as alignment keys 40, is shown in 10 Fig. 16. The alignment keys are formed by etching the oxide following CMP. After etching another polysilicon layer corresponding to polysilicon 3 is deposited, but in this case there was no polysilicon 2 used in the process. Subsequent processing may be performed to complete the device structure to form a transistor with a gate, source, and drain.

Thus, a method and system for a self-aligned shallow trench isolation process 15 having improved polysilicon gate thickness control has been disclosed. It will be appreciated that further variations and modifications thereof may be made within the scope of the invention as defined in the appended claims.